20E	CHT		3 of 4	2711
			SECTION - V	200
9.	(a)	Buil	d a BCD-to-Seven segment decoder circuit with truth-table.	10
	(b)	(i)	Explain the working of 4-line to 2-line Encoder.	5
		(ii)	Mention any 5 applications of Decoder.	5
10.	(a)	Show what would be the output condition for a two input TTL NAND gate for all the input conditions.		
	(b)	(i)	List the applications of Integrated Circuits.	5
		(ii)	Define the following parameters of Logic families :	5
			(1) Speed (2) Fan in (3) Fan out (4) Power dissipation (5) Noise Ma	rgin

μT		2 of 4	2711				
(b)	(i)	Minimize the following Boolean function using K-map:					
		$Y = \overline{A}\overline{B}\overline{C} + \overline{A}B\overline{C} + A\overline{B}\overline{C} + A\overline{B}\overline{C} + AB\overline{C} + AB\overline{C} + ABC$					
	(ii)	Minimize the following Boolean function using K-map:					
		$F(A, B, C, D) = \sum_{1} m(0, 1, 3, 5, 7, 8, 9, 11, 13, 15)$	5				
4		SECTION – III					
(a)	(i)	Explain half-adder with truth-table.	5				
	(ii)	Explain two bit magnitude comparator with truth-table.	5				
(b)	Explain working of a full-subtractor with logic diagram and truth-table.						
(a)	(i)	Give the comparison between serial and parallel adder.	5				
	(ii)	Mention any 5 applications of comparators.	5				
(b)	Exp	lain working of serial binary adder.	10				
		SECTION – IV					
(a)	Exp	plain the working of 4: 1 multiplexer with logic circuit, symbol and truth-					
(b)	(i)	List the applications of demultiplexer.	5				
FIGURE N	(ii)	Explain the operation of 1:2 demultiplexer.	5				
(a)	Imp	Implement AND and OR Gates using 2: 1 Multiplexer.					
(b)	Des	owing decimal number in decimal to BCD encoder:	or the				
	(i)	2					
	(ii)	4					
	(iii)	8					
	(iv)) 3	1				
	(v)	7					



I Semester Diploma Examination, March/April-2022

DIGITAL ELECTRONICS

| Max. Marks : 100

Time: 3 Hours]

Ins	tructio	ns:	(1) (2)	Answer one full question from each section. One full question carries 20 marks.			
			147	One full question carries 20 marks.			
				SECTION - I			
1.	(a)	(i)	Co	mpare analog and digital signals.	5		
		(ii)		101) ₂ - (10111) ₂ , calculate using 2's complement method.	5		
	(b)	Perf	orm 1	the following operations :	10		
		(i)	Con	nvert the binary number (11110101011.0011) ₂ to octal.			
		(ii)	Con	nvert the hexadecimal number (152A,25)16 to decimal.			
		(iii)	Con	nvert Gray Code 100111 into Binary number.			
2.	(a)	(i)	Giv	ve the BCD equivalent for the decimal number 589.	10		
		(ii)	Giv	ve the decimal equivalent for the Excess-3 number 010110001001.			
		(iii)	Fin	d the BCD addition between two BCD numbers 0101 and 0110.			
	(b)	(i)		te and explain De Morgan's theorem.	5		
		(ii)	Sin	nplify the logical expression using Boolean laws (A + B) (A + C).	5		
				SECTION – II			
3.	(a)	Define logic gate. Write Symbol, Truth-table and Logic Expression of OR and NAND gates.					
	(b)	The state of the s					
4	(a)	(i)	Fin	d the SOP minterm expression for canonical form $f = \sum_{i} (m_i, m_2, i)$	m ₃ ,		
	1000			and write the truth-table.	5		
		(ii)	For	the following POS expression, write the truth-table:			
			Y=	- ĀBC + ĀBC + ABC	5		
				1 of 4 [Turn	over		